

HT93LC46 CMOS 1K-Bit Serial EEPROM

Features

- Wide operating voltage range
 - Write:2.4~5.5V
 - Read: 2.0~5.5V
- Low power consumption
 - Operating: 5mA max.
 - Standby: 2µA max.
- Write cycle time <5ms
- Write operation with built-in timer
- Automatic erase-before-write operationWord/chip erase and write operation

General Description

The HT93LC46 is a 1K-bit serial read/write nonvolatile memory device using the CMOS floating gate process. Its 1024 bits of memory are organized into 64 words and each word is 16 bits.

- Auto-increment read operation
- Programming Status Indicator
- Software and hardware controlled write protection
- 10-year data retention after 100K rewrite cycles
- 10⁶ rewrite cycles per word
- Operating temperature range: -40°C~+85°C
- 8-pin DIP/SOP package

By popular microcontroller, the versatile serial interface including chip select (CS), serial clock (SK), data input (DI) and data output (DO) can be easily controlled.

Pin Assignment

HT93LC	40	HT93LC46 - 8 SOP-B			
	5₽vss	SK 🗆 4	5 DI		
DI 🗖 3	6□ NC	cs ⊏] з	6 🗖 DO		
SK 🗖 2	7 □ NC		7⊐ vss		
CS 🗆 1					

1



Block Diagram



Pin Description

Pin No.		Din Nama	T/O	Description		
- A	- B	F III Naine	1/0	Description		
1	3	CS	Ι	Chip select input		
2	4	SK	Ι	Serial clock input		
3	5	DI	Ι	Serial data input		
4	6	DO	0	Serial data output		
5	7	VSS	Ι	Negative power supply		
6,7	8,1	NC		No connection		
8	2	VDD	Ι	Positive power supply		

2



Absolute Maximum Ratings*

Supply Voltage	–0.3V to 6.0V	Input Voltage	V_{SS} -0.3 to V_{DD} +0.3
Storage Temperature	50°C to 125°C	Operating Temperature	40°C to 85°C

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

(Ta=-40°C to 85°C)

C1 - 1	Demonstern		Test Conditions	N/?	M	TT *4
Symbol Parameter		VDD	Conditions	Min.	max.	Unit
N 7		_	Read	2	5.5	V
VDD	Operating Voltage		Write	2.4	5.5	V
I _{DD1}	Operating Current (TTL Input Level)	5V	DO unload, SK=1MHz	_	5	mA
T	Operating Current	5V	DO unload, SK=1MHz	Min. Max 2 5.5 2.4 5.5 z - 5 z - 5 Hz - 5 0 1 0 0 1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.1 0 0 0.9 VD 0 0.9 VD 0 0.9 VD 0 0.2 - 2.4 - - VDD-0.2 - - 10 ⁶ - -	5	mA
1DD2	IDD2Operating Current (CMOS Input Level)ISTBStandby CurrentILIInput Leakage CurrentILOOutput Leakage Current	2~5.5V	DO unload, SK=250kHz		5	mA
I _{STB}	Standby Current	5V	CS=SK=DI=0V	_	2	μA
I _{LI}	Input Leakage Current	5V	V _{IN} =V _{DD} ~V _{SS}	0	1	μA
ILO	Output Leakage Current	5V	V _{OUT} =V _{DD} ~V _{SS} CS=0V	0	1	μA
N/	I I I I Valta da	5V	_	0	0.8	V
VIL	Low Level input voltage	2~5.5V	—	0	$0.1 V_{DD}$	V
V	High Level Input	5V	—	2	V _{DD}	V
V _{IH} Voltage	Voltage	2~5.5V	—	$0.9V_{DD}$	VDD	V
Var	Low Level Output	5V	I _{OL} =2.1mA	—	0.4	V
VOL	Voltage	2~5.5V	$I_{OL}=10\mu A$	_	0.2	V
Ver	High Level Output	5V	$I_{OH}=-400\mu A$	2.4	_	V
VOH	Voltage	2~5.5V	$I_{OH}=-10\mu A$	V _{DD} -0.2	_	V
T _{RW}	Rewriting Times	5V	25°C V _{DD} =5V Block mode (Note 2)	10 ⁶	—	Times/ word
C _{IN}	Input Capacitance (see Note 1)	_	f=250kHz	_	5	pF
C _{OUT}	Output Capacitance (see Note 1)	_	f=250kHz		5	pF

Note1: These parameters are periodically sampled but not 100% tested Note2: The block mode exercises all the cells of the array simultaneously

16th July '97

3



A.C. Characteristics

Symbol	Parameter	VDD=	5V±10%	VDD=3V±10%		VDD=2V*		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fsĸ	Clock Frequency	0	2000	0	500	0	250	kHz
tsкн	SK High Time	250		1000	_	2000	—	ns
tsĸ∟	SK Low Time	250	_	1000		2000	—	ns
tcss	CS Setup Time	50	_	200		200	—	ns
tcsн	CS Hold Time	0		0		0		ns
tcds	CS Deselect Time	250		1000		1000		ns
tois	DI Setup Time	100		400	—	400	_	ns
tdiн	DI Hold Time	100		400	_	400		ns
tPD1	DO Delay to '1'	_	500		2000	_	2000	ns
t PD0	DO Delay to '0'	_	500		2000	_	2000	ns
tsv	Status Valid Time		500		2000	_		ns
tHZ	DO Disable Time	100	_	400	_	400	_	ns
t PR	Write Cycle Time		5		5			ms

4

(Ta=-40°C to 85°C)

*For Read Operating Only

A.C. Test Conditions

Input pluse levels: 0V to 3V

Input rise and fall time: 5ns (1V to 2V) Input and output timing reference levels: 1.5V Frequency: 1MHz Output load: See Figure right



Output Load Circuit



Timing Diagrams



Functional Description

The HT93LC46 contains 7 instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. These instructions are all made up of 9 bits data: 1 start bit, 2 op code bits and 6 address bits. By using the control signal CS, SK and data input signal DI, these instructions can be given to the HT93LC46 separately. These serial instruction data presented at the DI input will be written into the device at the rising edge of SK. During the READ cycle, DO pin acts as the data output and during the WRITE or ERASE cycle, DO pin indicates the BUSY/READY status. When the DO pin to be active for read data or as a BUSY/READY indicator the CS pin must be high; otherwise DO pin will be in a high-impedance state. For successful instructions, CS must be low once after the instruction is sent. After power on, the device is defautly in the EWDS state. And, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed. Following are the functional descriptions and timing diagrams of all 7 instructions.

READ

The READ instruction will stream out data at a specified address on the DO pin. The data on DO pin changes during the low-to-high edge of SK signal. And the 16 bits data stream is pre-

ceded by a logical '0' dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to LOW.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power on and power off state the device is automatically entered the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or a EWDS instruction is given. None data can be written into the device in the programming disabled state. By so doing, the internal memory data can be protected.

5



ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erasing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erasing, so the SK clock is not required. During the internal erasing, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over the DO pin will return to high and further instructions can be executed.

WRITE

The WRITE instruction writes data into the device at the specified addresses in the programming enable mode. After the WRITE opcode and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over the DO pin will return to high and further instructions can be executed.

ERAL

The ERAL instruction erases the entire 64x16 memory cells to logical '1' state in the programming enable mode. After the erase-all instruction set has been issued, the data erasing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal eraseall operation, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed.

WRAL

The WRAL instruction writes data into the entire 64×16 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. Since the internal autotiming generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed.

Instruction	Comments	Start bit	Op Code	Address	Data
READ	Read data	1	10	A5~A0	D15~D0
ERASE	Erase data	1	11	A5~A0	_
WRITE	Write data	1	01	A5~A0	D15~D0
EWEN	Erase/Write Enable	1	00	11XXXX	_
EWDS	Erase/Write Disable	1	00	00XXXX	—
ERAL	Erase All	1	00	10XXXX	_
WRAL	Write All	1	00	01XXXX	D15~D0

6

Instruction Set

Note: X stands for "don't care"



Instruction Timing

READ



* Address pointer automatically cycles to the next word.

EWEN/EWDS



ERASE



7



WRITE



ERAL



WRAL



8



Characteristic Curves



9